

1. Description


1.1. Project

Project Name	BTSP02
Board Name	NUCLEO-F446RE
Generated with:	STM32CubeMX 4.20.1
Date	03/02/2019

1.2. MCU

MCU Series	STM32F4
MCU Line	STM32F446
MCU name	STM32F446RETx
MCU Package	LQFP64
MCU Pin number	64

2. Pinout Configuration



3. Pins Configuration


Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
1	VBAT	Power		
2	PC13	I/O	GPIO_EXTI13	B1 [Blue PushButton]
3	PC14-OSC32_IN *	I/O	RCC_OSC32_IN	
4	PC15-OSC32_OUT *	I/O	RCC_OSC32_OUT	
5	PH0-OSC_IN	I/O	RCC_OSC_IN	
6	PH1-OSC_OUT	I/O	RCC_OSC_OUT	
7	NRST	Reset		
8	PC0	I/O	ADC1_IN10	AUX2L
9	PC1	I/O	ADC1_IN11	AUX2R
12	VSSA	Power		
13	VDDA	Power		
14	PA0-WKUP	I/O	ADC1_IN0	AUX1L
15	PA1	I/O	ADC1_IN1	AUX1R
16	PA2	I/O	USART2_TX	USART_TX
17	PA3	I/O	USART2_RX	USART_RX
18	VSS	Power		
19	VDD	Power		
21	PA5 **	I/O	GPIO_Output	LD2 [Green Led]
30	VCAP_1	Power		
31	VSS	Power		
32	VDD	Power		
35	PB14	I/O	USB_OTG_HS_DM	
36	PB15	I/O	USB_OTG_HS_DP	
37	PC6	I/O	TIM3_CH1	Encoder+
38	PC7	I/O	TIM3_CH2	Encoder-
39	PC8 **	I/O	GPIO_Output	LCD_Backlight
40	PC9 **	I/O	GPIO_Output	LCD_CS
41	PA8	I/O	TIM1_CH1	SPK1L+
42	PA9	I/O	TIM1_CH2	SPK1L-
43	PA10	I/O	TIM1_CH3	SPK1R+
44	PA11	I/O	TIM1_CH4	SPK1R-
46	PA13 *	I/O	SYS_JTMS-SWDIO	TMS
47	VSS	Power		
48	VDD	Power		
49	PA14 *	I/O	SYS_JTCK-SWCLK	TCK
51	PC10 **	I/O	GPIO_Output	LCD_SCK

Pin Number LQFP64	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
52	PC11 **	I/O	GPIO_Output	LCD_A0
53	PC12 **	I/O	GPIO_Output	LCD_SDA
55	PB3 *	I/O	SYS_JTDO-SWO	SWO
60	BOOT0	Boot		
63	VSS	Power		
64	VDD	Power		

** The pin is affected with an I/O function

* The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. IPs and Middleware Configuration

5.1. ADC1

mode: IN0

mode: IN1

mode: IN10

mode: IN11

5.1.1. Parameter Settings:

ADCs_Common_Settings:

Mode Independent mode

ADC_Settings:

Clock Prescaler PCLK2 divided by 4

Resolution 12 bits (15 ADC Clock cycles)

Data Alignment Right alignment

Scan Conversion Mode **Enabled ***

Continuous Conversion Mode Disabled

Discontinuous Conversion Mode Disabled

DMA Continuous Requests **Enabled ***

End Of Conversion Selection EOC flag at the end of single channel conversion

ADC_Regular_ConversionMode:

Number Of Conversion **4 ***

External Trigger Conversion Source **Timer 2 Trigger Out event ***

External Trigger Conversion Edge Trigger detection on the rising edge

Rank 1

Channel Channel 0

Sampling Time **28 Cycles ***

Rank **2 ***

Channel **Channel 1 ***

Sampling Time **28 Cycles ***

Rank **3 ***

Channel **Channel 10 ***

Sampling Time **28 Cycles ***

Rank **4 ***

Channel **Channel 11 ***

Sampling Time **28 Cycles ***

ADC_Injected_ConversionMode:

Number Of Conversions	0
-----------------------	---

WatchDog:

Enable Analog WatchDog Mode	false
-----------------------------	-------

5.2. RCC

High Speed Clock (HSE): Crystal/Ceramic Resonator

5.2.1. Parameter Settings:

System Parameters:

VDD voltage (V)	3.3
Instruction Cache	Enabled
Prefetch Buffer	Enabled
Data Cache	Enabled
Flash Latency(WS)	5 WS (6 CPU cycle)

RCC Parameters:

HSI Calibration Value	16
TIM Prescaler Selection	Disabled
HSE Startup Timeout Value (ms)	100
LSE Startup Timeout Value (ms)	5000

Power Parameters:

Power Regulator Voltage Scale	Power Regulator Voltage Scale 1
Power Over Drive	Enabled

5.3. SYS

Timebase Source: SysTick

5.4. TIM1

Clock Source : Internal Clock

Channel1: PWM Generation CH1

Channel2: PWM Generation CH2

Channel3: PWM Generation CH3

Channel4: PWM Generation CH4

5.4.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	582 *
Internal Clock Division (CKD)	No Division
Repetition Counter (RCR - 8 bits value)	6 *

Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

Break And Dead Time management - BRK Configuration:

BRK State	Disable
BRK Polarity	High

Break And Dead Time management - Output Configuration:

Automatic Output State	Disable
Off State Selection for Run Mode (OSSR)	Disable
Off State Selection for Idle Mode (OSSI)	Disable
Lock Configuration	Off

PWM Generation Channel 1:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	Low *
CH Idle State	Reset

PWM Generation Channel 2:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	Low *
CH Idle State	Reset

PWM Generation Channel 3:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	Low *
CH Idle State	Reset

PWM Generation Channel 4:

Mode	PWM mode 1
Pulse (16 bits value)	0
Fast Mode	Disable
CH Polarity	Low *
CH Idle State	Reset

5.5. TIM2

Clock Source : Internal Clock

5.5.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 32 bits value)	2040 *
Internal Clock Division (CKD)	No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Update Event *

5.6. TIM3

Combined Channels: Encoder Mode

5.6.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	0
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	10000 *
Internal Clock Division (CKD)	No Division

Trigger Output (TRGO) Parameters:

Master/Slave Mode	Disable (no sync between this TIM (Master) and its Slaves)
Trigger Event Selection	Reset (UG bit from TIMx_EGR)

Encoder:

Encoder Mode	Encoder Mode TI1 and TI2 *
--------------	-----------------------------------

____ Parameters for Channel 1 ____

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	3 *

____ Parameters for Channel 2 ____

Polarity	Rising Edge
IC Selection	Direct
Prescaler Division Ratio	No division
Input Filter	0

5.7. TIM7

mode: Activated

5.7.1. Parameter Settings:

Counter Settings:

Prescaler (PSC - 16 bits value)	8999 *
Counter Mode	Up
Counter Period (AutoReload Register - 16 bits value)	10000 *

Trigger Output (TRGO) Parameters:

Trigger Event Selection	Reset (UG bit from TIMx_EGR)
-------------------------	------------------------------

5.8. USART2

Mode: Asynchronous

5.8.1. Parameter Settings:

Basic Parameters:

Baud Rate	9600 *
Word Length	8 Bits (including Parity)
Parity	None
Stop Bits	1

Advanced Parameters:

Data Direction	Receive and Transmit
Over Sampling	16 Samples

5.9. USB_OTG_HS

Internal FS Phy: Host_Only

5.9.1. Parameter Settings:

Speed	Host Full Speed 12MBit/s
Enable internal IP DMA	Disabled
Physical interface	Internal Phy
Signal start of frame	Disabled

5.10. USB_HOST

Class For HS IP: Audio Host Class

5.10.1. Parameter Settings:

Host Configuration:

USBH_MAX_NUM_ENDPOINTS (Maximum number of endpoints)	4 *
USBH_MAX_NUM_INTERFACES (Maximum number of interfaces)	10
USBH_MAX_NUM_SUPPORTED_CLASS (Maximum number of supported class)	2 *
USBH_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)	1
USBH_KEEP_CFG_DESCRIPTOR (Keep the configuration into RAM)	Enabled
USBH_MAX_SIZE_CONFIGURATION (Maximum size in bytes for the Configuration Descriptor)	256
USBH_MAX_DATA_BUFFER (Maximum size of temporary data)	512
USBH_DEBUG_LEVEL (USBH Debug Level)	0: No debug message

CMSIS_RTOS:

USBH_USE_OS (Enable the support of an RTOS)	Disabled
---	----------

* User modified value

6. System Configuration

6.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ADC1	PC0	ADC1_IN10	Analog mode	No pull-up and no pull-down	n/a	AUX2L
	PC1	ADC1_IN11	Analog mode	No pull-up and no pull-down	n/a	AUX2R
	PA0-WKUP	ADC1_IN0	Analog mode	No pull-up and no pull-down	n/a	AUX1L
	PA1	ADC1_IN1	Analog mode	No pull-up and no pull-down	n/a	AUX1R
RCC	PH0-OSC_IN	RCC_OSC_IN	n/a	n/a	n/a	
	PH1-OSC_OUT	RCC_OSC_OUT	n/a	n/a	n/a	
TIM1	PA8	TIM1_CH1	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SPK1L+
	PA9	TIM1_CH2	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SPK1L-
	PA10	TIM1_CH3	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SPK1R+
	PA11	TIM1_CH4	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	SPK1R-
TIM3	PC6	TIM3_CH1	Alternate Function Push Pull	Pull-up *	Low	Encoder+
	PC7	TIM3_CH2	Alternate Function Push Pull	Pull-up *	Low	Encoder-
USART2	PA2	USART2_TX	Alternate Function Push Pull	Pull-up	Very High *	USART_TX
	PA3	USART2_RX	Alternate Function Push Pull	Pull-up	Very High *	USART_RX
USB_OTG_HS	PB14	USB_OTG_HS_DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
	PB15	USB_OTG_HS_DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High *	
Single Mapped Signals	PC14-OSC32_IN	RCC_OSC32_IN	n/a	n/a	n/a	
	PC15-OSC32_OUT	RCC_OSC32_OUT	n/a	n/a	n/a	
	PA13	SYS_JTMS-SWDIO	n/a	n/a	n/a	TMS

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
	PA14	SYS_JTCK-SWCLK	n/a	n/a	n/a	TCK
	PB3	SYS_JTDO-SWO	n/a	n/a	n/a	SWO
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Falling edge trigger detection	No pull-up and no pull-down	n/a	B1 [Blue PushButton]
	PA5	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Green Led]
	PC8	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LCD_Backlight
	PC9	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High *	LCD_CS
	PC10	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High *	LCD_SCK
	PC11	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High *	LCD_A0
	PC12	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Very High *	LCD_SDA

6.2. DMA configuration

DMA request	Stream	Direction	Priority
ADC1	DMA2_Stream0	Peripheral To Memory	Medium *
TIM1_UP	DMA2_Stream5	Memory To Peripheral	Very High *

ADC1: DMA2_Stream0 DMA request Settings:

Mode: **Circular ***
Use fifo: Disable
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Half Word
Memory Data Width: Half Word

TIM1_UP: DMA2_Stream5 DMA request Settings:

Mode: **Circular ***
Use fifo: **Enable ***
FIFO Threshold: Full
Peripheral Increment: Disable
Memory Increment: **Enable ***
Peripheral Data Width: Half Word
Memory Data Width: Half Word
Peripheral Burst Size: Single
Memory Burst Size: Single

6.3. NVIC configuration

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	0	0
System tick timer	true	0	0
TIM7 global interrupt	true	0	0
DMA2 stream0 global interrupt	true	0	0
DMA2 stream5 global interrupt	true	0	0
USB On The Go HS global interrupt	true	0	0
PVD interrupt through EXTI line 16	unused		
Flash global interrupt	unused		
RCC global interrupt	unused		
ADC1, ADC2 and ADC3 interrupts	unused		
TIM1 break interrupt and TIM9 global interrupt	unused		
TIM1 update interrupt and TIM10 global interrupt	unused		
TIM1 trigger and commutation interrupts and TIM11 global interrupt	unused		
TIM1 capture compare interrupt	unused		
TIM2 global interrupt	unused		
TIM3 global interrupt	unused		
USART2 global interrupt	unused		
EXTI line[15:10] interrupts	unused		
USB On The Go HS End Point 1 Out global interrupt	unused		
USB On The Go HS End Point 1 In global interrupt	unused		
FPU global interrupt	unused		

* User modified value

7. Power Consumption Calculator report

7.1. Microcontroller Selection

Series	STM32F4
Line	STM32F446
MCU	STM32F446RETx
Datasheet	027107_Rev5

7.2. Parameter Selection

Temperature	25
Vdd	null

8. Software Project

8.1. Project Settings

Name	Value
Project Name	BTSP02
Project Folder	/Users/togashitoyohiko/Documents/OpenSTM32/BTSP02
Toolchain / IDE	SW4STM32
Firmware Package Name and Version	STM32Cube FW_F4 V1.16.0

8.2. Code Generation Settings

Name	Value
STM32Cube Firmware Library Package	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No